Research Overview of Energy-Efficient Multimedia Systems Group

Vivienne Sze



Efficient Computing with Cross-Layer Design



Systems

Architectures



Circuits



Design Space for DNN and Tensor Accelerators



Vivienne Sze http://sze.mit.edu/

Compute In Memory (CiM) Accelerators



Compute In Memory

Activation is input voltage (V_i) Weight is resistor conductance (G_i)



- Reduce data movement by moving compute into memory
- Compute MAC with memory storage element

Analog Compute

- Activations, weights and/or partial sums are encoded with analog voltage, current, or resistance
- Increased sensitivity to circuit non-idealities
- A/D and D/A circuits to interface with digital domain
- Leverage emerging memory device technology

CiM Research Spans Full Stack

- **Devices:** The components forming each memory cell (e.g., SRAM, DRAM, ReRAM, STT-RAM)
- **Circuits:** The components performing computation, analog/digital conversion, storage, data movement, and other actions
- Architecture: The organization of components into a larger system (e.g., the number of each component and how components are connected)
- Workload: The DNN to be processed, which we model as a series of extended-Einsum operations with tensors of varying shapes and values
- Mapping: The temporal and spatial scheduling of the workload onto the system

Need for modeling tool to enable apple-to-apple comparison and design space exploration → CiMLoop

CiMLoop: A Flexible, Accurate, and Fast CiM Modeling Tool



Vivienne Sze
<u>http://sze.mit.edu/</u>

Pliī

CiMLoop: A Flexible, Accurate, and Fast CiM Modeling Tool

• Flexibility

8

 A flexible specification that lets users describe, model, and map workloads to both circuits and architecture

Accuracy

- A data-value-dependent energy model that captures the interaction between DNN operand values, data representations, and analog/digital values
- Estimated values are within 8% of values reported for measured designs
- Speed
 - A fast statistical model to enable for constant runtime w.r.t. number of components and amortizes overhead across mappings
 - Enables orders-of-magnitude speed up relative to other high-accuracy models



Example: Apples-to-Apples Comparison



Vivienne Sze m <u>http://sze.mit.edu/</u>

10 Example: Design Space Exploration



Explore array size (architecture) and DNN shapes (workload)

Vivienne Sze
<u>http://sze.mit.edu/</u>

Plir

CiMLoop for Photonic Accelerator Modeling



MRR

MZM

Laser

AO/AE

DE/AE

AE/DE

Cache

Validation



Design Space Exploration



Many similarities in design of CiM and Photonic accelerators \rightarrow Can model with **CiMLoop!**