# **Putting Al on a Diet: TinyML and Efficient Deep Learning**

Song Han **Assistant Professor** Massachusetts Institute of Technology



https://songhan.mit.edu





# **Deep Learning Going "Tiny"**





Cloud AI (ResNet)	Mobile
Data centers	Sm
Expensive	Ac
Connection required	Proc
Privacy issue	

- The future belongs to Tiny AI.
- Much cheaper, much smaller, almost everywhere in our lives.
- democratize AI and extend the applications of deep learning.







### AI (MobileNet)

**Tiny AI (MCUNet)** 

artphones ccessible cess locally

IoT Devices/ Microcontrollers Cheap, small, low-power Rapid growth

- There are billions of IoT devices around the world based on microcontrollers - If we can enable powerful AI algorithms on those IoT devices, we can greatly





## **Background: The Era of AloT on Microcontrollers (MCUs)**









**Microcontrollers** 



Low-power







## **Background: The Era of AloT on Microcontrollers (MCUs)**



Widely deployed







## **Background: The Era of AloT on Microcontrollers (MCUs)**



#### Smart Retail



#### **Smart Manufacturing**



#### Personalized Healthcare







### **Microcontrollers**



### **Precision Agriculture**

#### Smart Home



### Autonomous Driving







# **TinyML: Bring Al to IoT Devices**



MIT researchers have developed a system, called MCUNet, that brings machine learning to microcontrollers. The advance could enhance the function and security of devices connected to the Internet of Things (IoT). --MIT News





### ImageNet Top-1 Accuracy



toy IoT applications





### tinyml.mit.edu











### Train once, get many Fit diverse hardware constraints





Шiī

Cortex M7 STM32H743 (<u>512kB</u>/2MB)









Contains 10<sup>19</sup> sub-networks, trained at the same time

Drag the bar to target different latency. ← Slide left for faster and less accurate models  $\rightarrow$  Slide right for slower but more accurate models

Specialize for 35(ms) on Note10 Device, top1 78.47(%)



Today's NAS is too expensive w.r.t. carbon emission Low marginal cost given new hardware platforms: CPU/GPU/DSP/FPGA...







### Six first-place finishes in top competitions in efficient AI

ofa.mit.edu









#### MobileNetV3 MobileNetV2 $\diamond$



Consistently outperforms human baselines, world-record on MLPerf Turn-key solution for co-design



- lacksquareMACs).
- OFA sets a world-record in the open division of <u>MLPerf Inference Benchmark</u>: 1.078M Plii images per second on eight A100 GPUs

<u>Once-for-All</u>, ICLR'20 ofa.mit.edu





# **Award Winning Technology**



**CPU** detection **FPGA** detection



### **5th Low-Power Computer Vision** Challenge

Challenge



Visual Wake Words on TF-lite



**Visual Wake Words** Challenge @CVPR 2019

**SemanticKITTI** 



CPU classification CPU detection



**DSP** Recognition

### **4th Low-Power Computer Vision**

### **3th Low-Power Computer Vision** Challenge

3D Semantic Segmentation



NLP track Language Model

**MicroNet Challenge @NeurIPS 2019** 





# Industry Adoption





Once-for-All (OFA) Network adopbed by Alibaba received a world-record in the open division of <u>MLPerf Inference Benchmark</u>, achiveing 1.078M images per second on eight A100 GPUs

**Once-for-All (OFA) Network** adopted by Maxim Integrated provides 6% accuracy increase in image recognition and 2% accuracy increase in speech command recognition, with >100x energy efficiency compared to Cortex-M4.



**Proxyless Neural Architecture Search**, an efficient neural architecture search algorithm with light-weight model for mobile AI is integrated by AWS AutoGluon and Facebook PyTorch.

HAQ: Hardware-Aware Automated Quantization with Mixed Precision is integrated by Intel OpenVINO Toolkit. Efficiently search over the bitwidth space for mixedprecision machine learning inference (2, 4, 8 bits)

**Deep Compression** takes the performance of AI inference on Xilinx FPGA to the next level. Reduce model complexity by 5x to 50x with minimal accuracy impact.



**XILINX** 







### **TinyML Demo: Face Mask Detection on MCU**





- Detecting faces & masks
- STM32F746
- 320KB SRAM
- 1MB Flash
- ARM Cortex-M7 @216MHz





# **TinyML for Driving**



**3D LiDAR Sensor** 





### Real-World Deployment



**Demo:** 







# **TinyML for Video Recognition**



#### Prediction: Moving something closer to something



	Devices	Jetson	Nano	Jetson	n TX2	Rasp.	Note8	P
		CPU	GPU	CPU	GPU	rusp.		_
	FPS	20.9	74.6	27.5	117.6	14.4	29.0	2
"liī	<b>Power</b> (watt)	4.8	4.5	5.6	5.8	3.8	- LE	ED

### **TSM**, ICCV 2019



- Pixel1

21.1 **Bulb Level!** 

- Each channel learns different semantics •
- <u>Channel 5: Move something away</u>







### Channel 162: Wiping

•











## **Tiny Transfer Learning**



- Security: Data cannot leave devices because of security and regularization.
- We can reduce the training memory from 300MB to 16MB



tinyml.mit.edu

• Customization: Al systems need to continually adapt to new data collected from the sensors.



### Data Is Expensive



FFHQ dataset: 70,000 selective post-processed human faces ImageNet dataset: millions of images from diverse categories

"in artificial intelligence, the focus would not be on further refining current algorithms, but rather on developing profoundly new approaches that would enable machines to "learn" using much smaller data sets — a fundamental advance that would eliminate the need to access immense data sets. Success in this work would have a double benefit: seeding economic benefits for the U.S. while reducing the pressure to weaken privacy and civil liberties in pursuit of more "training" data." — L. Rafael Reif









## **Improve Data-Efficiency**

### Train GAN with only 100 Images (used to require 70,000 images)

### Without our technique:



### With our technique:









## **Improve Data-Efficiency**









## **Train GANs with only 100 Images**



# Smooth interpolation, generalize well https://github.com/mit-han-lab/data-efficient-gans









# ML is Revolutionizing Hardware Design

- Fast:
  - Inference can be accelerated by GPUs and Al accelerators

- Data-Driven:

  - Continuous learning





### • The more data, the higher accuracy; exceed traditional methods





# ML is Revolutionizing Hardware Design

### **ML for Physical Design &** Manufacture

### **ML for Circuits** Design

### **ML for System-Level** Modeling & Optimization

<sup>1</sup>Lin, Y., Dhar, S., Li, W., Ren, H., Khailany, B., & Pan, D. Z. DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement. In DAC 2019 <sup>2</sup>Ye, W., Alawieh, M. B., Lin, Y., & Pan, D. Z. Lithogan: End-to-end lithography modeling with generative adversarial networks. In DAC 2019. <sup>3</sup>Mirhoseini, A., Goldie, A., Yazgan, M., Jiang, J., Songhori, E., Wang, S., ... & Nazi, A. (2020). Chip Placement with Deep Reinforcement Learning. arXiv preprint arXiv:2004.10746. <sup>4</sup>Zhang, G., He, H., & Katabi, D. (2019, May). Circuit-GNN: Graph Neural Networks for Distributed Circuit Design. In International Conference on Machine Learning (pp. 7364-7373). <sup>5</sup>Wang, H., Yang, J., Lee, H. S., & Han, S. (2018). Learning to design circuits. *NeurIPS 2018, ML for System Workshop*. <sup>6</sup>Liou, G. H., Wang, S. H., Su, Y. Y., & Lin, M. P. H. (2018, July). Classifying Analog and Digital Circuits with Machine Learning Techniques Toward Mixed-Signal Design Automation. In SMACD 2018 <sup>7</sup>Chen, J., Alawieh, M. B., Lin, Y., Zhang, M., Zhang, J., Guo, Y., & Pan, D. Z. (2020). Powernet: SOI Lateral Power Device Breakdown Prediction With Deep Neural Networks. *IEEE Access* <sup>8</sup>Mao, H., Alizadeh, M., Menache, I., & Kandula, S., Resource management with deep reinforcement learning. In 15th ACM Workshop on Hot Topics in Networks. <sup>9</sup>Servadei, L., Mosca, E., Werner, M., Esen, V., Wille, R., & Ecker, W. Combining Evolutionary Algorithms and Deep Learning for Hardware/Software Interface Optimization.



### "DreamPlace"<sup>1</sup> for placement "LithoGAN"<sup>2</sup> for lithography modeling "Google's Chip Design Al"<sup>3</sup> for floorplaning

#### "Circuits-GNN"<sup>4</sup> for RF circuits "Learning to Design Circuits"<sup>5</sup> for Analog IC "Analog and Digital Circuits Classifier"<sup>6</sup> for sub-circuits classification

### "PowerNet"<sup>7</sup> for power modeling "Resource Management with RL"<sup>8</sup> for many-core resources management "Combine Evolutionary with Deep Learning"<sup>9</sup> for Interface Optimization







After many iterations, we get a trained RL agent





[Wang et al. DAC'20]





# GCN RL Agent: Circuit is a Graph







### **Receptive Field: Neighbors**



[Wang et al. DAC'20]

### Aggregation

Layer 1

Receptive F

### Receptive Field: Neighbors + Neighbors of neighbors

Layer 2







<u>|||i</u>;





[Wang et al. DAC'20]

### **Apply an Actor-Critic RL** agent with GCN

Actor: Generates the sizings Critic: Emulates the real simulator environment. **Estimates** the FoM of the sizings **Provides gradients for weights** update



Different Topologies



# **GCN-RL Achieves Highest FoM**



[Wang et al. DAC'20]









# **GCN-RL with Transfer Learning**









# **ML for Digital Architecture Design**

NAAS: Neural Accelerator Architecture Search





[Lin et al. DAC'21]





# **ML for Blood Pressure Measurement**

BP Waveform



	loss	Bias mean	Bias Std	RMSE
LSTM	0.096	1.352	1.575	<b>2.076</b> mmHg
Pure attention	0.169	2.049	1.840	<b>2.754</b> mmHg
Conv	0.174	2.059	1.891	<b>2.795</b> mmHg
Conv+At tention	0.172	2.036	1.894	<b>2.781</b> mmHg
FC2D	0.251	2.483	2.253	<b>3.353</b> mmHa



# **Better software/hardware for Al**



# Al for better hardware design





